Post job

Supplier Quality Engineer jobs at Philips - 30 jobs

  • Si TD memory Quality and Reliability Engineer

    Intel 4.7company rating

    Santa Clara, CA jobs

    **About Us:** TD Quality and Reliability is at the forefront of driving innovative solutions and fostering a culture of excellence in quality and reliability for Intel. Our mission is to drive innovative quality, reliability technology solutions and culture for Intel. We are pioneers in developing industry-leading risk assessment methodologies and physics-based models to accurately predict component quality and reliability performance. **Role Overview:** The TD Memory Quality and Reliability team, a key component of the TD Quality and Reliability module team, focuses on ensuring the quality and reliability of memory arrays and IP. This includes leading-edge technology certification and characterization, process validation, design guidance, product EOL DPM projection, and reliability management. We are seeking a Senior TD Memory Quality and Reliability Engineer to lead technical efforts and provide expertise guidance across various areas of responsibility. **Key Responsibilities:** + Lead technology Vccmin and/or fuse certification efforts to meet the needs of both internal and foundry customers. + Investigate and understand reliability failure mechanisms and the underlying physics. + Analyze test chip Vccmin and/or fuse data to identify trends and potential issues, providing feedback to the process on conversion decisions and driving processes to meet certification requirements. + Characterize SRAM memory bit cell margin and noise; perform Sil2Sim for product design guidance. Characterize fuse programming and read margin. + Develop and enhance statistical modeling methods for Vccmin reliability. Engage and lead effort in Cert method definition/update for Vccmin/fuse. + Collaborate with cross-functional teams to ensure quality and reliability standards are met throughout the product lifecycle. + Communicate project status, technical findings, and recommendations to stakeholders, including process/LYA, device, design, and customers. + Drive continuous improvement initiatives to enhance quality and reliability processes and methodologies. + Provide technical leadership and mentorship to junior engineers and team members. **Behavior Traits:** + Proven ability to work with cross-functional teams and drive results. + Professional communication skills. + Excellent problem-solving skills and tolerance for ambiguity. **Note:** This role requires regular onsite presence to fulfill essential job responsibilities. **Qualifications:** You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidate **Minimum Qualifications:** + Ph.D. in Electrical Engineering, Material Science, Physics, or a related field, with 3+ years of relevant experience in semiconductor device physics and data analysis. + **-OR-** Masters in Electrical Engineering, Material Science, Physics, or a related field, with 6+ years of relevant experience in semiconductor device physics and data analysis. Relevant experience in semiconductor device physics must include any of the following: + Proficient in using JMP. + Demonstrated knowledge of memory array design and testing. + Experience in quality and reliability methods and modeling. **Preferred Qualifications:** + Proficiency in scripting languages such as Python or JSL. + Experience in statistical modeling. **Job Type:** Experienced Hire **Shift:** Shift 1 (United States of America) **Primary Location:** US, California, Folsom **Additional Locations:** US, California, Santa Clara, US, Oregon, Hillsboro **Business group:** Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. **Posting Statement:** All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. **Position of Trust** N/A **Benefits** We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel (*********************************************************************************** . Annual Salary Range for jobs which could be performed in the US: $180,770.00-298,440.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. **Work Model for this Role** This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $98k-122k yearly est. 25d ago
  • Job icon imageJob icon image 2

    Looking for a job?

    Let Zippia find it for you.

  • Si TD memory Quality and Reliability Engineer

    Intel Corp 4.7company rating

    Santa Clara, CA jobs

    About Us: TD Quality and Reliability is at the forefront of driving innovative solutions and fostering a culture of excellence in quality and reliability for Intel. Our mission is to drive innovative quality, reliability technology solutions and culture for Intel. We are pioneers in developing industry-leading risk assessment methodologies and physics-based models to accurately predict component quality and reliability performance. Role Overview: The TD Memory Quality and Reliability team, a key component of the TD Quality and Reliability module team, focuses on ensuring the quality and reliability of memory arrays and IP. This includes leading-edge technology certification and characterization, process validation, design guidance, product EOL DPM projection, and reliability management. We are seeking a Senior TD Memory Quality and Reliability Engineer to lead technical efforts and provide expertise guidance across various areas of responsibility. Key Responsibilities: * Lead technology Vccmin and/or fuse certification efforts to meet the needs of both internal and foundry customers. * Investigate and understand reliability failure mechanisms and the underlying physics. * Analyze test chip Vccmin and/or fuse data to identify trends and potential issues, providing feedback to the process on conversion decisions and driving processes to meet certification requirements. * Characterize SRAM memory bit cell margin and noise; perform Sil2Sim for product design guidance. Characterize fuse programming and read margin. * Develop and enhance statistical modeling methods for Vccmin reliability. Engage and lead effort in Cert method definition/update for Vccmin/fuse. * Collaborate with cross-functional teams to ensure quality and reliability standards are met throughout the product lifecycle. * Communicate project status, technical findings, and recommendations to stakeholders, including process/LYA, device, design, and customers. * Drive continuous improvement initiatives to enhance quality and reliability processes and methodologies. * Provide technical leadership and mentorship to junior engineers and team members. Behavior Traits: * Proven ability to work with cross-functional teams and drive results. * Professional communication skills. * Excellent problem-solving skills and tolerance for ambiguity. Note: This role requires regular onsite presence to fulfill essential job responsibilities. Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidate Minimum Qualifications: * Ph.D. in Electrical Engineering, Material Science, Physics, or a related field, with 3+ years of relevant experience in semiconductor device physics and data analysis. * -OR- Masters in Electrical Engineering, Material Science, Physics, or a related field, with 6+ years of relevant experience in semiconductor device physics and data analysis. Relevant experience in semiconductor device physics must include any of the following: * Proficient in using JMP. * Demonstrated knowledge of memory array design and testing. * Experience in quality and reliability methods and modeling. Preferred Qualifications: * Proficiency in scripting languages such as Python or JSL. * Experience in statistical modeling. Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Folsom Additional Locations: US, California, Santa Clara, US, Oregon, Hillsboro Business group: Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $180,770.00-298,440.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $98k-122k yearly est. Auto-Apply 5d ago
  • Senior Silicon Photonics TD Quality and Reliability Engineer

    Intel 4.7company rating

    Rio Rancho, NM jobs

    Job Details:Job Description: Join Intel's Silicon Photonics Q&R (SiPh) team that is in transformation and in its growing phase now, working to enable our internal leading edge SiPh photonics technology with integrated hybrid lasers and SOAs to our Intel Foundry customers. This is a unique opportunity to be part of the team that have propelled Intel to become a widely recognized leader in high-volume silicon photonics manufacturing and reliability! As a Senior Silicon Photonics (SiPh) Technology Development Quality and Reliability Engineer (Sr. SiPh TD QRE), you will be part of the Photonic TD team. Working both on path-finding photonic technologies and devices for the future and on current nodes of our photic processes. Your new team, (SiPh TD QnR), is at the forefront of silicon photonics technology development, working closely and collaborating with the SiPh fab process integration, Integrated Photonics Solutions (IPS) R&D design team, Foundry Q&R teams and other organizations to ensure reliability for internal and external SiPh device technologies, process certification, and product qualifications. Responsibilities may include but not be limited to: Assess intrinsic and extrinsic reliability of photonic devices and photonic ICs post fabrication and in integrated products form-factors. Work on process changes to optimize reliability. Conduct DOEs to develop reliability models of the devices. Develop new reliability characterization and acceleration techniques, analytical tools, and quality screens as . Determine requirements for both process certification and product qualification purposes. Collaborate cross-functional teams to drive the quality and reliability aspects of the SiPh technology development following Intel's Development Life Cycle methodology. Determine root causes/mechanisms of failures when encountered from reliability testing activities or customer returns as needed. Review white papers and provide appropriate actions related to quality and reliability area. Ensure smooth transition from development phase to HVM phase with proper quality systems, engineering shipment management, fab excursion support, and process change support. The ideal candidate should exhibit the following behavioral traits: Excellent communication skills (both verbal and written). Strong networking, teamwork, and social skills. Ability to work in a diverse and multi-cultural team environment. Work under pressure, and in an ever-changing and dynamic environment. Push forward multiple parallel efforts (multi-tasking) in a constrained environment. Strong problem-solving skills. Curious, eager, proactive, and quick to learn. An independent thinker who can drive and develop solutions and implement them. In addition to the qualifications described below, a successful candidate will demonstrate: Usage of failure mode effects analyses and model-based problem-solving approaches. Knowledge of statistics and data analysis, including the advanced use of tools such as Excel, SAS and JMP. Specifically on advanced statistics and large data sets analysis tools and applications. Skills to deliver concise key messages for senior management review. Influencing cross-functional teams to achieve extraordinary results. Strong execution experience and commitment. Passionate about quality and reliability as it relates to developing new technologies. Qualifications: Minimum qualifications are to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of relevant industry job experience, internship experience, and/or schoolwork/classes/research. Education Requirement: PhD graduates with outstanding work in Photonics are encouraged to apply! -OR- MSc in Engineering or related field and with 4+ year experience in Photonic devices Minimum Qualifications: 2+ years of proven experience in Photonics devices development at a leading foundry OR 4+ year photonics experience from an academic institution. OR 4+ year hands-on compound semiconductor processing experience with deep knowledge of Photonic device physics. OR 4+ years of relevant engineering experience in Photonics with device characterization, yield, reliability, or test/validation experience. Preferred Qualifications: PhD in Materials Science, Chemistry, Chemical Engineering, Physics, photonic devices, or related fields. 4+ years' experience in process certification/product qualification and reliability risk assessment, quality systems, and quality culture knowledge. Semiconductor device physics and defect mechanism knowledge. Knowledge of semiconductor manufacturing processes, manufacturing process development, material characterization and development, and design validation. Hands-on semiconductor wafer fabrication process and process integration challenges. Reliability failure statistics, physics, failure mechanisms, and failure analysis methodologies. Experience in of SPC/DOE principles, DOEs execution, and statistical analysis. Data extraction and analysis skills (JMP/Crystal Ball/ILM/REL/PCS/SQL Scripting). Experienced in model-based problem solving and familiar with other industry standard problem-solving techniques (5 why's, 8D). Knowledge of photonic datacom and telecom reliability qualification standards such as Telcordia GR-468, AEC-Q102. Job Type:Experienced HireShift:Shift 1 (United States of America) Primary Location: US, New Mexico, AlbuquerqueAdditional Locations:US, California, Santa Clara, US, Oregon, HillsboroBusiness group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $95k-117k yearly est. Auto-Apply 21d ago
  • Senior Silicon Photonics TD Quality and Reliability Engineer

    Intel 4.7company rating

    Albuquerque, NM jobs

    Job Details:Job Description: Join Intel's Silicon Photonics Q&R (SiPh) team that is in transformation and in its growing phase now, working to enable our internal leading edge SiPh photonics technology with integrated hybrid lasers and SOAs to our Intel Foundry customers. This is a unique opportunity to be part of the team that have propelled Intel to become a widely recognized leader in high-volume silicon photonics manufacturing and reliability! As a Senior Silicon Photonics (SiPh) Technology Development Quality and Reliability Engineer (Sr. SiPh TD QRE), you will be part of the Photonic TD team. Working both on path-finding photonic technologies and devices for the future and on current nodes of our photic processes. Your new team, (SiPh TD QnR), is at the forefront of silicon photonics technology development, working closely and collaborating with the SiPh fab process integration, Integrated Photonics Solutions (IPS) R&D design team, Foundry Q&R teams and other organizations to ensure reliability for internal and external SiPh device technologies, process certification, and product qualifications. Responsibilities may include but not be limited to: Assess intrinsic and extrinsic reliability of photonic devices and photonic ICs post fabrication and in integrated products form-factors. Work on process changes to optimize reliability. Conduct DOEs to develop reliability models of the devices. Develop new reliability characterization and acceleration techniques, analytical tools, and quality screens as required. Determine requirements for both process certification and product qualification purposes. Collaborate cross-functional teams to drive the quality and reliability aspects of the SiPh technology development following Intel's Development Life Cycle methodology. Determine root causes/mechanisms of failures when encountered from reliability testing activities or customer returns as needed. Review white papers and provide appropriate actions related to quality and reliability area. Ensure smooth transition from development phase to HVM phase with proper quality systems, engineering shipment management, fab excursion support, and process change support. The ideal candidate should exhibit the following behavioral traits: Excellent communication skills (both verbal and written). Strong networking, teamwork, and social skills. Ability to work in a diverse and multi-cultural team environment. Work under pressure, and in an ever-changing and dynamic environment. Push forward multiple parallel efforts (multi-tasking) in a constrained environment. Strong problem-solving skills. Curious, eager, proactive, and quick to learn. An independent thinker who can drive and develop solutions and implement them. In addition to the qualifications described below, a successful candidate will demonstrate: Usage of failure mode effects analyses and model-based problem-solving approaches. Knowledge of statistics and data analysis, including the advanced use of tools such as Excel, SAS and JMP. Specifically on advanced statistics and large data sets analysis tools and applications. Skills to deliver concise key messages for senior management review. Influencing cross-functional teams to achieve extraordinary results. Strong execution experience and commitment. Passionate about quality and reliability as it relates to developing new technologies. Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of relevant industry job experience, internship experience, and/or schoolwork/classes/research. Education Requirement: PhD graduates with outstanding work in Photonics are encouraged to apply! -OR- MSc in Engineering or related field and with 4+ year experience in Photonic devices Minimum Qualifications: 2+ years of proven experience in Photonics devices development at a leading foundry OR 4+ year photonics experience from an academic institution. OR 4+ year hands-on compound semiconductor processing experience with deep knowledge of Photonic device physics. OR 4+ years of relevant engineering experience in Photonics with device characterization, yield, reliability, or test/validation experience. Preferred Qualifications: PhD in Materials Science, Chemistry, Chemical Engineering, Physics, photonic devices, or related fields. 4+ years' experience in process certification/product qualification and reliability risk assessment, quality systems, and quality culture knowledge. Semiconductor device physics and defect mechanism knowledge. Knowledge of semiconductor manufacturing processes, manufacturing process development, material characterization and development, and design validation. Hands-on semiconductor wafer fabrication process and process integration challenges. Reliability failure statistics, physics, failure mechanisms, and failure analysis methodologies. Experience in of SPC/DOE principles, DOEs execution, and statistical analysis. Data extraction and analysis skills (JMP/Crystal Ball/ILM/REL/PCS/SQL Scripting). Experienced in model-based problem solving and familiar with other industry standard problem-solving techniques (5 why's, 8D). Knowledge of photonic datacom and telecom reliability qualification standards such as Telcordia GR-468, AEC-Q102. Job Type:Experienced HireShift:Shift 1 (United States of America) Primary Location: US, New Mexico, AlbuquerqueAdditional Locations:US, California, Santa Clara, US, Oregon, HillsboroBusiness group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $96k-117k yearly est. Auto-Apply 3d ago
  • Senior Silicon Photonics TD Quality and Reliability Engineer

    Intel 4.7company rating

    Albuquerque, NM jobs

    Join Intel's Silicon Photonics Q&R (SiPh) team that is in transformation and in its growing phase now, working to enable our internal leading edge SiPh photonics technology with integrated hybrid lasers and SOAs to our Intel Foundry customers. This is a unique opportunity to be part of the team that have propelled Intel to become a widely recognized leader in high-volume silicon photonics manufacturing and reliability! As a Senior Silicon Photonics (SiPh) Technology Development Quality and Reliability Engineer (Sr. SiPh TD QRE), you will be part of the Photonic TD team. Working both on path-finding photonic technologies and devices for the future and on current nodes of our photic processes. Your new team, (SiPh TD QnR), is at the forefront of silicon photonics technology development, working closely and collaborating with the SiPh fab process integration, Integrated Photonics Solutions (IPS) R&D design team, Foundry Q&R teams and other organizations to ensure reliability for internal and external SiPh device technologies, process certification, and product qualifications. **Responsibilities may include but not be limited to: ** + Assess intrinsic and extrinsic reliabilityof photonic devicesandphotonic ICspost fabrication andin integrated products form-factors. + Work on process changes tooptimizereliability. + Conduct DOEsto develop reliability modelsofthe devices. + Develop new reliability characterization and acceleration techniques, analytical tools, and quality screens asrequired. + Determinerequirements for both process certification and product qualification purposes. + Collaborate cross-functional teams to drivethequality and reliability aspects ofthe SiPhtechnology developmentfollowing Intel's Development Life Cyclemethodology. + Determineroot causes/mechanismsof failureswhenencounteredfrom reliability testing activities or customer returns as needed. + Review white papersand provideappropriate actionsrelated to quality andreliability area. + Ensure smooth transitionfromdevelopmentphase to HVM phasewith proper quality systems,engineering shipment management,fabexcursion support, and process change support. The ideal candidate should exhibit the following behavioral traits: + Excellent communication skills (both verbal and written). + Strong networking, teamwork,and social skills. + Ability to work in a diverse and multi-cultural team environment. + Work under pressure, and in an ever-changing and dynamic environment. + Push forward multiple parallel efforts (multi-tasking) in a constrained environment. + Strong problem-solving skills. + Curious, eager,proactive,and quick to learn. + An independent thinker who can drive and develop solutions and implement them. In addition to the qualifications described below, a successful candidate will demonstrate: + Usage of failure mode effects analyses and model-based problem-solving approaches. + Knowledge of statistics and data analysis, including theadvanceduse of tools such as Excel,SASand JMP.Specifically on advanced statistics and large datasetsanalysis tools and applications. + Skills to deliver concise key messages for senior management review. + Influencing cross-functional teams to achieve extraordinary results. + Strong execution experienceand commitment. + Passionate about quality and reliability as it relates to developingnew technologies. **Qualifications:** Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of relevant industry job experience, internship experience, and/or schoolwork/classes/research. **Education Requirement:** + PhD graduates with outstanding work in Photonics are encouraged to apply! + **-OR-** MScin Engineering or related fieldandwith4+ year experience in Photonic devices **Minimum Qualifications:** + 2+years ofprovenexperiencein Photonics devices developmentata leading foundry **OR** 4+year photonics experience from anacademic institution. + **OR** 4+ year hands-on compound semiconductor processing experience with deep knowledge of Photonic device physics. + **OR** 4+ years of relevant engineering experience in Photonicswithdevice characterization, yield, reliability, or test/validationexperience. **Preferred Qualifications:** + PhD in Materials Science, Chemistry, Chemical Engineering, Physics, photonic devices,orrelated fields. + 4+ years' experience in process certification/product qualification and reliability risk assessment, quality systems, and quality culture knowledge. + Semiconductor device physics and defect mechanism knowledge. + Knowledge ofsemiconductormanufacturing processes, manufacturing process development, material characterization and development,anddesign validation. + Hands-on semiconductor wafer fabrication process and process integration challenges. + Reliabilityfailure statistics, physics, failure mechanisms, and failure analysis methodologies. + Experience inof SPC/DOE principles, DOEsexecution,andstatistical analysis. + Data extraction and analysis skills (JMP/Crystal Ball/ILM/REL/PCS/SQL Scripting). + Experienced in model-based problem solving and familiar with other industry standard problem-solving techniques (5 why's, 8D). + Knowledge of photonic datacom and telecom reliability qualification standards such as Telcordia GR-468, AEC-Q102. **Job Type:** Experienced Hire **Shift:** Shift 1 (United States of America) **Primary Location:** US, New Mexico, Albuquerque **Additional Locations:** US, California, Santa Clara, US, Oregon, Hillsboro **Business group:** Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. **Posting Statement:** All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. **Position of Trust** N/A **Benefits** We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel (*********************************************************************************** . Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. **Work Model for this Role** This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $96k-117k yearly est. 22d ago
  • Senior Site Reliability Engineer, BCM - DGX Cloud

    Nvidia 4.9company rating

    Santa Clara, CA jobs

    NVIDIA has been redefining computer graphics, PC gaming, and accelerated computing for over 25 years. It's a unique legacy of innovation fueled by great technology-and dynamic people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent. NVIDIANS immerse themselves in a diverse, supportive environment that encourages everyone to do their best work. Join the team and see how you can make a lasting impact on the world. NVIDIA Base Command Manager powers thousands of clusters worldwide, varying from a few to several thousands of nodes, and streamlines cluster provisioning, workload management, and infrastructure monitoring. It provides all the tools you need to deploy and run an AI data center. We take great pride in providing excellent, comprehensive support to our customers! Sr Site Reliability Engineer in this role will significantly impact and contribute to the overall success of both external customers running their clusters with NVIDIA solutions AND internal clusters used for research, operations, and next-generation projects. What you'll be doing: Contributing to deployments and daily operations of large scale next-generation GPU platforms Handling incidents in GPU clusters, bridging the gap between cluster operations and development Designing and implementing small features in the Base Command Manager product to become intimately familiar with the workings of the product Validating complex cluster configurations including Slurm and Kubernetes orchestrators for performance, scalability and resilience, ensuring they meet real-world customer scenarios. What we need to see: Bachelor's Degree or equivalent experience in Computer Science or related field. 8+ years of experience in site reliability engineering and/or software development roles. Fluency in Python In-depth knowledge of Linux and networking Ways to stand out from the crowd: Experience with C++, high-performance computing, Kubernetes and/or system administration would be an asset Previous experience as a system admin running BCM/Bright Cluster Manager/Base Command Manager clusters is a definite plus. Proficiency with cluster networking including InfiniBand and Spectrum-X NVIDIA is widely considered one of the world's most desirable employers in technology. We have some of the world's most forward-thinking and passionate people working for us. If you're creative and autonomous, we want to hear from you! Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 270,250 USD for Level 4, and 208,000 USD - 333,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 24, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $154k-204k yearly est. Auto-Apply 12d ago
  • Senior Site Reliability Engineer - Observability and Telemetry Platform

    Nvidia 4.9company rating

    Santa Clara, CA jobs

    Site Reliability Engineering (SRE) at NVIDIA is an engineering discipline to design, build and maintain large scale production systems with high efficiency and availability using the combination of software and systems engineering practices. This is a highly specialized discipline which demands knowledge across different systems, networking, coding, database, capacity management, continuous delivery and deployment and open source cloud enabling technologies like Kubernetes and OpenStack. SRE at NVIDIA ensures that our internal and external facing GPU cloud services run maximum reliability and uptime as promised to the users and at the same time enabling developers to make changes to the existing system through careful preparation and planning while keeping an eye on capacity, latency and performance. SRE is also a mindset and a set of engineering approaches to running better production systems and optimizations. Much of our software development focuses on eliminating manual work through automation, performance tuning and growing efficiency of production systems. As SREs are responsible for the big picture of how our systems relate to each other, we use a breadth of tools and approaches to tackle a broad spectrum of problems. Practices such as limiting time spent on reactive operational work, blameless postmortems and proactive identification of potential outages factor into iterative improvement that is key to both product quality and interesting dynamic day-to-day work. SRE's culture of diversity, intellectual curiosity, problem solving and openness is important to our success. Our organization brings together people with a wide variety of backgrounds, experiences and perspectives. We encourage them to collaborate, think big and take risks in a blame-free environment. We promote self-direction to work on meaningful projects, while we also strive to build an environment that provides the support and mentorship needed to learn and grow. What you'll be doing: Design, implement and support operational and reliability aspects of large scale Observability & Telemetry collection platform with a focus on performance at scale, real time monitoring, logging and alerting Engage in and improve the whole lifecycle of services-from inception and design through deployment, operation and refinement Support services before they go live through activities such as system design consulting, developing software tools, platforms and frameworks, capacity management and launch reviews Maintain services once they are live by measuring and monitoring availability, latency and overall system health Scale systems sustainably through mechanisms like automation, and evolve systems by pushing for changes that improve reliability and velocity Practice sustainable incident response and blameless postmortems Be part of an on call rotation to support production systems What we need to see: BS degree in Computer Science or a related technical field involving coding (e.g., physics or mathematics), or equivalent experience 5+ years of experience with Infrastructure automation, distributed systems design, experience with design, develop tools for running large scale private or public cloud system in Production 8+ years experience delivering foundational infrastructure and observability platforms. Experience in one or more of the following: Python, Go, Perl or Ruby In depth knowledge on Linux, Networking and Containers Ways to stand out from the crowd: Interest in crafting, analyzing and fixing large-scale distributed systems Systematic problem-solving approach, coupled with strong communication skills and a sense of ownership and drive. Ability to debug and optimize code and automate routine tasks Experience in using or running large private and public cloud systems based on Kubernetes, OpenStack and Docker. Experience running Grafana, OpenTelemetry, Prometheus, and similar observability focused tools Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 176,000 USD - 276,000 USD for Level 4, and 208,000 USD - 333,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 22, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $154k-204k yearly est. Auto-Apply 14d ago
  • Senior Site Reliability Engineer, Observability

    Nvidia 4.9company rating

    Santa Clara, CA jobs

    NVIDIA sits at the center of the AI revolution, and the teams behind our data and observability platforms keep the whole engine running! We're hiring Site Reliability Engineers who want to work on the systems that power everything from large-scale data pipelines to model training clusters to real-time decision making. This isn't a typical SRE role, you'll help design and run NVIDIA's global telemetry backbone, the platform that carries metrics, logs, traces, and profiling data for some of the most demanding workloads in the world. You'll shape how our AI and data systems are built, set reliability standards, and solve scaling challenges that come with operating at NVIDIA's pace and scale. If you enjoy diving into distributed systems, building automation that eliminates toil, and partnering with infra and application teams to raise the reliability bar, this is a place where your work will have real impact. And you'll be joining a group that values curiosity, learning, and blameless engineering, giving you room to grow while working on problems that matter. What you'll be doing: Architecting and operating large-scale observability systems that span global regions and support AI, data, and platform services. Designing resilient pipelines for metrics, logs, traces, profiling, and events that keep critical systems visible and debuggable. Working closely with platform, infrastructure, and application teams to establish telemetry standards, instrumentation patterns, and integration workflows. Automating deployments, scaling workflows, and maintenance tasks to cut down toil and level up operational maturity across the stack. Defining and maintaining SLOs, SLIs, error budgets, dashboards, and alerting models that guide reliability decisions company-wide. Building self-service tooling and frameworks that make observability easy to adopt for engineers across NVIDIA. Studying real system behavior to uncover bottlenecks, scaling limits, failure modes, and long-term architecture risks. Running day-to-day operations including upgrades, performance tuning, break/fix, and rotations that keep the platform healthy. Leading incident response and root-cause investigations, then driving the follow-through to eliminate repeat failures. Guiding engineers through design reviews, operational best practices, and reliability-focused decision making. What we need to see: Bachelor's degree in Computer Science, Engineering, or a related field, or equivalent experience. 10+ years operating large-scale production systems in roles such as SRE, Production Engineer, or Platform Engineer and 5+ years designing, building, and running observability platforms at scale. Deep hands-on experience with open-source observability stacks, including Prometheus/Thanos/Mimir for metrics, Loki or Elasticsearch/OpenSearch for logs, and Tempo/Jaeger/OpenTelemetry for tracing and profiling. Strong programming ability in Python and Go, with Java experience considered a plus. Solid grounding in Linux internals, networking, storage systems, distributed systems, concurrency, and performance engineering. Experience architecting multi-region, multi-tenant telemetry pipelines with high availability and strong durability guarantees. Proven skill in optimizing PromQL, LogQL, trace queries, ingestion paths, indexing strategies, and retention policies. Strong understanding of SLOs, SLIs, error budgets, incident response, and the operational processes that support reliable systems. Ability to analyze complex distributed systems, pinpoint failure modes, and drive data-informed debugging and root cause analysis. Clear communicator who can collaborate effectively across product, platform, infrastructure, and application engineering teams. Ways to stand out from the crowd: Designed or led the architecture of a global observability platform supporting thousands of services with strict reliability and performance requirements. Contributed meaningfully to OpenTelemetry, Prometheus, Grafana, or other major observability open-source projects. Built high-throughput ingestion pipelines and long-term storage systems, with a strong focus on cost efficiency, retention strategy, and query performance. Specialized in high-cardinality telemetry, multi-tenant isolation, and advanced retention or tiered storage models. Worked hands-on with Kafka, Spark, Flink, or large-scale collectors in ultra-high-scale production environments where observability is mission critical. NVIDIA leads the way in groundbreaking developments in Artificial Intelligence, High-Performance Computing, and Visualization. The GPU, our invention, serves as the visual cortex of modern computers and is at the heart of our products and services. Our work opens up new universes to explore, enables amazing creativity and discovery, and powers what were once science fiction inventions, from artificial intelligence to autonomous cars. NVIDIA is looking for exceptional people like you to help us accelerate the next wave of artificial intelligence. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 20, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $154k-204k yearly est. Auto-Apply 16d ago
  • Senior Site Reliability Engineer - Storage

    Nvidia 4.9company rating

    Santa Clara, CA jobs

    NVIDIA is leading the way in groundbreaking developments in Artificial Intelligence, High-Performance Computing, and Visualization. The GPU, our invention, serves as the visual cortex of modern computers and is at the heart of our products and services. Our work opens up new universes to explore, enables unique creativity and discovery, and powers what were once science fiction inventions, from artificial intelligence to autonomous cars. NVIDIA is looking for phenomenal people like you to help us accelerate the next wave of artificial intelligence. Join our team at NVIDIA as a Senior Site reliability engineer focused on HPC storage and play a crucial role in designing, implementing, and optimizing on-prem High-Performance Computing (HPC) storage solutions while harnessing the power of cloud computing. You will be responsible for crafting and deploying distributed storage solutions, build automation tools, and ensuring the efficient operations of our growing IT ecosystem. You will collaborate closely with engineering teams to align infrastructure with their evolving needs, document best practices, and contribute to the success of ground breaking projects. What You'll Be Doing: * Design, implement an on-prem HPC infrastructure supplemented with cloud computing to support the growing IT needs of NVIDIA. * Design and implement advanced storage solutions, such as high-performance NFS, S3-compatible object storage, and distributed storage systems * Develop tooling to automate deployment and management of large-scale infrastructure environments, to automate operational monitoring and alerting, and to enable self-service consumption of resources. * Document the general procedures and practices, perform technology evaluations, related to distributed file systems. * Collaborate across teams to better understand developers' workflows and gather their infrastructure requirements. * Influence and guide methodologies for building, testing, and deploying applications to ensure optimal performance and resource utilization. What we need see: * BS in Computer Science (or equivalent experience) with 8+ years of relevant experience, MS with 5+ years of experience or Ph.D. with 3 years of experience * Deep experience with storage protocols such as nfs, NVMe/TCP, S3 and Lustre (LNet) * Experience with containerization technologies like Kubernetes and their integration with storage solutions * Proficiency in one or more programming languages (Python, GO) is a must. * Experience working with monitoring and configuration management tools such as Chef, Ansible, Puppet, Saltstack, etc * Background with cloud infrastructure - AWS, Azure or Google Cloud. * Experience with multiple monitoring stacks such as Prometheus+Grafana, Elasticsearch+Kibana. * Excellent communication and collaboration skills. Ways To Stand Out Of The Crowd: * Knowledge of HPC and AI solution technologies from CPU's and GPU's to high speed interconnects and supporting software * Experience with RDMA (InfiniBand or RoCE) fabrics * Background with HPC cluster management tools such as Slurm, PBS, LSF, etc. * Passionate and experienced in AI methodologies. NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you! #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 270,250 USD for Level 4, and 208,000 USD - 333,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 17, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $154k-204k yearly est. Auto-Apply 18d ago
  • Technology Development Quality and Reliability Engineer

    Intel 4.7company rating

    Hillsboro, OR jobs

    Job Details:Job Description: Join Intel and build a better tomorrow. Intel is in the midst of an exciting transformation, with a vision to create and extend computing technology to connect and enrich the lives of every person on Earth. So, join us and help us create the next generation of technologies that will shape the future for decades to come. The successful candidate will be working in Technology Development Quality and Reliability Engineering group focusing on research and technology development. In this position, you will help ensure robustness of Intel's leading-edge technologies and products. This is done in collaboration with process development and design teams. Job duties include development of new devices and processes as well as working with design teams to implement innovative reliability solutions. Specifically, this position is responsible to develop solutions and design rules to mitigate plasma induced process charging. The engineer will be responsible for but not limited to: Design test structures, run experiments, analyze data from test structures during technology development phase. Responsibilities also include develop, document, and publish design rules to aid internal and foundry design teams. Serve as a consultant to design teams to ensure Process charging and metal antenna risks are addressed in robust circuits. The ideal candidate should exhibit the following behavioral traits: Verbal and written communication skills. Problem solving in a complex environment dealing with stakeholder. Ability to work within a team environment with effective communications skills and able to cultivate new connections and working partnerships. Ability to work independently and drive resolution to new challenges and proliferate those learnings to VF partners. Take initiative to solve problems. Demonstrated project management skillset. Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. Minimum Qualifications: Master's degree in Electrical Engineering, Physics, Materials Science or related field with 3+ years of experience in semiconductor device development, modelling or characterization. Preferred Qualifications: Ph.D. in Electrical Engineering, Physics, Materials Science or related field with 3+ years experience in semiconductor device development, modelling, characterization or circuit design Experience in process charging mitigation is preferred. Experience in SOI (silicon on insulator) technology development is a plus. Device physics and basic VLSI design/layout knowledge. Experience in planning and guiding the creation of test structure layout on test chips. Experience with semiconductor device characterization, fabrication, integration, modeling and simulation. Experience in JMP software for data analysis Job Type:Experienced HireShift:Shift 1 (United States of America) Primary Location: US, Oregon, HillsboroAdditional Locations:Business group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $133,800.00-255,200.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $85k-101k yearly est. Auto-Apply 4d ago
  • Si TD memory Quality and Reliability Engineer

    Intel Corp 4.7company rating

    Hillsboro, OR jobs

    About Us: TD Quality and Reliability is at the forefront of driving innovative solutions and fostering a culture of excellence in quality and reliability for Intel. Our mission is to drive innovative quality, reliability technology solutions and culture for Intel. We are pioneers in developing industry-leading risk assessment methodologies and physics-based models to accurately predict component quality and reliability performance. Role Overview: The TD Memory Quality and Reliability team, a key component of the TD Quality and Reliability module team, focuses on ensuring the quality and reliability of memory arrays and IP. This includes leading-edge technology certification and characterization, process validation, design guidance, product EOL DPM projection, and reliability management. We are seeking a Senior TD Memory Quality and Reliability Engineer to lead technical efforts and provide expertise guidance across various areas of responsibility. Key Responsibilities: * Lead technology Vccmin and/or fuse certification efforts to meet the needs of both internal and foundry customers. * Investigate and understand reliability failure mechanisms and the underlying physics. * Analyze test chip Vccmin and/or fuse data to identify trends and potential issues, providing feedback to the process on conversion decisions and driving processes to meet certification requirements. * Characterize SRAM memory bit cell margin and noise; perform Sil2Sim for product design guidance. Characterize fuse programming and read margin. * Develop and enhance statistical modeling methods for Vccmin reliability. Engage and lead effort in Cert method definition/update for Vccmin/fuse. * Collaborate with cross-functional teams to ensure quality and reliability standards are met throughout the product lifecycle. * Communicate project status, technical findings, and recommendations to stakeholders, including process/LYA, device, design, and customers. * Drive continuous improvement initiatives to enhance quality and reliability processes and methodologies. * Provide technical leadership and mentorship to junior engineers and team members. Behavior Traits: * Proven ability to work with cross-functional teams and drive results. * Professional communication skills. * Excellent problem-solving skills and tolerance for ambiguity. Note: This role requires regular onsite presence to fulfill essential job responsibilities. Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidate Minimum Qualifications: * Ph.D. in Electrical Engineering, Material Science, Physics, or a related field, with 3+ years of relevant experience in semiconductor device physics and data analysis. * -OR- Masters in Electrical Engineering, Material Science, Physics, or a related field, with 6+ years of relevant experience in semiconductor device physics and data analysis. Relevant experience in semiconductor device physics must include any of the following: * Proficient in using JMP. * Demonstrated knowledge of memory array design and testing. * Experience in quality and reliability methods and modeling. Preferred Qualifications: * Proficiency in scripting languages such as Python or JSL. * Experience in statistical modeling. Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Folsom Additional Locations: US, California, Santa Clara, US, Oregon, Hillsboro Business group: Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $180,770.00-298,440.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $85k-101k yearly est. Auto-Apply 5d ago
  • Technology Development Quality and Reliability Engineer

    Intel 4.7company rating

    Hillsboro, OR jobs

    Join Intel and build a better tomorrow. Intel is in the midst of an exciting transformation, with a vision to create and extend computing technology to connect and enrich the lives of every person on Earth. So, join us and help us create the next generation of technologies that will shape the future for decades to come. The successful candidate will be working in Technology Development Quality and Reliability Engineering group focusing on research and technology development. In this position, you will help ensure robustness of Intel's leading-edge technologies and products. This is done in collaboration with process development and design teams. Job duties include development of new devices and processes as well as working with design teams to implement innovative reliability solutions. Specifically, this position is responsible to develop solutions and design rules to mitigate plasma induced process charging. The engineer will be responsible for but not limited to: + Design test structures, run experiments, analyze data from test structures during technology development phase. Responsibilities also include develop, document, and publish design rules to aid internal and foundry design teams. + Serve as a consultant to design teams to ensure Process charging and metal antenna risks are addressed in robust circuits. The ideal candidate should exhibit the following behavioral traits: + Verbal and written communication skills. + Problem solving in a complex environment dealing with stakeholder. + Ability to work within a team environment with effective communications skills and able to cultivate new connections and working partnerships. + Ability to work independently and drive resolution to new challenges and proliferate those learnings to VF partners. + Take initiative to solve problems. + Demonstrated project management skillset. **Qualifications:** Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. **Minimum Qualifications:** + Master's degree in Electrical Engineering, Physics, Materials Science or related field with 3+ years of experience in semiconductor device development, modelling or characterization. **Preferred Qualifications:** + Ph.D. in Electrical Engineering, Physics, Materials Science or related field with 3+ years experience in semiconductor device development, modelling, characterization or circuit design + Experience in process charging mitigation is preferred. + Experience in SOI (silicon on insulator) technology development is a plus. + Device physics and basic VLSI design/layout knowledge. + Experience in planning and guiding the creation of test structure layout on test chips. + Experience with semiconductor device characterization, fabrication, integration, modeling and simulation. + Experience in JMP software for data analysis **Job Type:** Experienced Hire **Shift:** Shift 1 (United States of America) **Primary Location:** US, Oregon, Hillsboro **Additional Locations:** **Business group:** Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. **Posting Statement:** All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. **Position of Trust** N/A **Benefits** We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel (*********************************************************************************** . Annual Salary Range for jobs which could be performed in the US: $133,800.00-255,200.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. **Work Model for this Role** This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $85k-101k yearly est. 4d ago
  • Senior Silicon Photonics TD Quality and Reliability Engineer

    Intel 4.7company rating

    Hillsboro, OR jobs

    Join Intel's Silicon Photonics Q&R (SiPh) team that is in transformation and in its growing phase now, working to enable our internal leading edge SiPh photonics technology with integrated hybrid lasers and SOAs to our Intel Foundry customers. This is a unique opportunity to be part of the team that have propelled Intel to become a widely recognized leader in high-volume silicon photonics manufacturing and reliability! As a Senior Silicon Photonics (SiPh) Technology Development Quality and Reliability Engineer (Sr. SiPh TD QRE), you will be part of the Photonic TD team. Working both on path-finding photonic technologies and devices for the future and on current nodes of our photic processes. Your new team, (SiPh TD QnR), is at the forefront of silicon photonics technology development, working closely and collaborating with the SiPh fab process integration, Integrated Photonics Solutions (IPS) R&D design team, Foundry Q&R teams and other organizations to ensure reliability for internal and external SiPh device technologies, process certification, and product qualifications. **Responsibilities may include but not be limited to: ** + Assess intrinsic and extrinsic reliabilityof photonic devicesandphotonic ICspost fabrication andin integrated products form-factors. + Work on process changes tooptimizereliability. + Conduct DOEsto develop reliability modelsofthe devices. + Develop new reliability characterization and acceleration techniques, analytical tools, and quality screens asrequired. + Determinerequirements for both process certification and product qualification purposes. + Collaborate cross-functional teams to drivethequality and reliability aspects ofthe SiPhtechnology developmentfollowing Intel's Development Life Cyclemethodology. + Determineroot causes/mechanismsof failureswhenencounteredfrom reliability testing activities or customer returns as needed. + Review white papersand provideappropriate actionsrelated to quality andreliability area. + Ensure smooth transitionfromdevelopmentphase to HVM phasewith proper quality systems,engineering shipment management,fabexcursion support, and process change support. The ideal candidate should exhibit the following behavioral traits: + Excellent communication skills (both verbal and written). + Strong networking, teamwork,and social skills. + Ability to work in a diverse and multi-cultural team environment. + Work under pressure, and in an ever-changing and dynamic environment. + Push forward multiple parallel efforts (multi-tasking) in a constrained environment. + Strong problem-solving skills. + Curious, eager,proactive,and quick to learn. + An independent thinker who can drive and develop solutions and implement them. In addition to the qualifications described below, a successful candidate will demonstrate: + Usage of failure mode effects analyses and model-based problem-solving approaches. + Knowledge of statistics and data analysis, including theadvanceduse of tools such as Excel,SASand JMP.Specifically on advanced statistics and large datasetsanalysis tools and applications. + Skills to deliver concise key messages for senior management review. + Influencing cross-functional teams to achieve extraordinary results. + Strong execution experienceand commitment. + Passionate about quality and reliability as it relates to developingnew technologies. **Qualifications:** Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of relevant industry job experience, internship experience, and/or schoolwork/classes/research. **Education Requirement:** + PhD graduates with outstanding work in Photonics are encouraged to apply! + **-OR-** MScin Engineering or related fieldandwith4+ year experience in Photonic devices **Minimum Qualifications:** + 2+years ofprovenexperiencein Photonics devices developmentata leading foundry **OR** 4+year photonics experience from anacademic institution. + **OR** 4+ year hands-on compound semiconductor processing experience with deep knowledge of Photonic device physics. + **OR** 4+ years of relevant engineering experience in Photonicswithdevice characterization, yield, reliability, or test/validationexperience. **Preferred Qualifications:** + PhD in Materials Science, Chemistry, Chemical Engineering, Physics, photonic devices,orrelated fields. + 4+ years' experience in process certification/product qualification and reliability risk assessment, quality systems, and quality culture knowledge. + Semiconductor device physics and defect mechanism knowledge. + Knowledge ofsemiconductormanufacturing processes, manufacturing process development, material characterization and development,anddesign validation. + Hands-on semiconductor wafer fabrication process and process integration challenges. + Reliabilityfailure statistics, physics, failure mechanisms, and failure analysis methodologies. + Experience inof SPC/DOE principles, DOEsexecution,andstatistical analysis. + Data extraction and analysis skills (JMP/Crystal Ball/ILM/REL/PCS/SQL Scripting). + Experienced in model-based problem solving and familiar with other industry standard problem-solving techniques (5 why's, 8D). + Knowledge of photonic datacom and telecom reliability qualification standards such as Telcordia GR-468, AEC-Q102. **Job Type:** Experienced Hire **Shift:** Shift 1 (United States of America) **Primary Location:** US, New Mexico, Albuquerque **Additional Locations:** US, California, Santa Clara, US, Oregon, Hillsboro **Business group:** Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. **Posting Statement:** All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. **Position of Trust** N/A **Benefits** We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel (*********************************************************************************** . Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. **Work Model for this Role** This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $85k-101k yearly est. 22d ago
  • Si TD memory Quality and Reliability Engineer

    Intel 4.7company rating

    Hillsboro, OR jobs

    **About Us:** TD Quality and Reliability is at the forefront of driving innovative solutions and fostering a culture of excellence in quality and reliability for Intel. Our mission is to drive innovative quality, reliability technology solutions and culture for Intel. We are pioneers in developing industry-leading risk assessment methodologies and physics-based models to accurately predict component quality and reliability performance. **Role Overview:** The TD Memory Quality and Reliability team, a key component of the TD Quality and Reliability module team, focuses on ensuring the quality and reliability of memory arrays and IP. This includes leading-edge technology certification and characterization, process validation, design guidance, product EOL DPM projection, and reliability management. We are seeking a Senior TD Memory Quality and Reliability Engineer to lead technical efforts and provide expertise guidance across various areas of responsibility. **Key Responsibilities:** + Lead technology Vccmin and/or fuse certification efforts to meet the needs of both internal and foundry customers. + Investigate and understand reliability failure mechanisms and the underlying physics. + Analyze test chip Vccmin and/or fuse data to identify trends and potential issues, providing feedback to the process on conversion decisions and driving processes to meet certification requirements. + Characterize SRAM memory bit cell margin and noise; perform Sil2Sim for product design guidance. Characterize fuse programming and read margin. + Develop and enhance statistical modeling methods for Vccmin reliability. Engage and lead effort in Cert method definition/update for Vccmin/fuse. + Collaborate with cross-functional teams to ensure quality and reliability standards are met throughout the product lifecycle. + Communicate project status, technical findings, and recommendations to stakeholders, including process/LYA, device, design, and customers. + Drive continuous improvement initiatives to enhance quality and reliability processes and methodologies. + Provide technical leadership and mentorship to junior engineers and team members. **Behavior Traits:** + Proven ability to work with cross-functional teams and drive results. + Professional communication skills. + Excellent problem-solving skills and tolerance for ambiguity. **Note:** This role requires regular onsite presence to fulfill essential job responsibilities. **Qualifications:** You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidate **Minimum Qualifications:** + Ph.D. in Electrical Engineering, Material Science, Physics, or a related field, with 3+ years of relevant experience in semiconductor device physics and data analysis. + **-OR-** Masters in Electrical Engineering, Material Science, Physics, or a related field, with 6+ years of relevant experience in semiconductor device physics and data analysis. Relevant experience in semiconductor device physics must include any of the following: + Proficient in using JMP. + Demonstrated knowledge of memory array design and testing. + Experience in quality and reliability methods and modeling. **Preferred Qualifications:** + Proficiency in scripting languages such as Python or JSL. + Experience in statistical modeling. **Job Type:** Experienced Hire **Shift:** Shift 1 (United States of America) **Primary Location:** US, California, Folsom **Additional Locations:** US, California, Santa Clara, US, Oregon, Hillsboro **Business group:** Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. **Posting Statement:** All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. **Position of Trust** N/A **Benefits** We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel (*********************************************************************************** . Annual Salary Range for jobs which could be performed in the US: $180,770.00-298,440.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. **Work Model for this Role** This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $85k-101k yearly est. 25d ago
  • Senior Site Reliability Engineer - DGX Cloud

    Nvidia 4.9company rating

    California jobs

    Site Reliability Engineering (SRE) at NVIDIA is an engineering discipline to design, build and maintain large scale production systems with high efficiency and availability using the combination of software and systems engineering practices. This is a highly specialized discipline which demand knowledge across different systems, networking, coding, database, capacity management, continuous delivery and deployment and open source cloud enabling technologies like Kubernetes and OpenStack. SRE at NVIDIA ensures that our internal and external facing GPU cloud services run maximum reliability and uptime as promised to the users and at the same time enabling developers to make changes to the existing system through careful preparation and planning while keeping an eye on capacity, latency and performance. SRE is also a mindset and a set of engineering approaches to running better production systems and optimizations. Much of our software development focuses on eliminating manual work through automation, performance tuning and growing efficiency of production systems. As SREs are responsible for the big picture of how our systems relate to each other, we use a breadth of tools and approaches to tackle a broad spectrum of problems. Practices such as limiting time spent on reactive operational work, blameless postmortems and proactive identification of potential outages factor into iterative improvement that is key to both product quality and interesting dynamic day-to-day work. SRE's culture of diversity, intellectual curiosity, problem solving and openness is important to our success. Our organization brings together people with a wide variety of backgrounds, experiences and perspectives. We encourage them to collaborate, think big and take risks in a blame-free environment. We promote self-direction to work on meaningful projects, while we also strive to build an environment that provides the support and mentorship needed to learn and grow. What you'll be doing: Design, implement and support operational and reliability aspects of large scale Kubernetes clusters with focus on performance at scale, real time monitoring, logging and alerting Engage in and improve the whole lifecycle of services-from inception and design through deployment, operation and refinement. Support services before they go live through activities such as system design consulting, developing software tools, platforms and frameworks, capacity management and launch reviews. Maintain services once they are live by measuring and monitoring availability, latency and overall system health. Scale systems sustainably through mechanisms like automation, and evolve systems by pushing for changes that improve reliability and velocity Practice sustainable incident response and blameless postmortems Be part of an on call rotation to support production systems What we need to see: BS degree in Computer Science or a related technical field involving coding (e.g., physics or mathematics), or equivalent experience. 10+ years of experience. Experience with Infrastructure automation, distributed systems design, experience with design, develop tools for running large scale private or public cloud system in Production Experience in one or more of the following: Python, Go, Perl or Ruby In depth knowledge on Linux, Networking and Containers Ways to stand out from the crowd: Interest in crafting, analyzing and fixing large-scale distributed systems. Systematic problem-solving approach, coupled with strong communication skills and a sense of ownership and drive. Ability to debug and optimize code and automate routine tasks. Experience in using or running large private and public cloud systems based on Kubernetes, OpenStack and Docker NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hard-working people in the world working for us. Are you creative and autonomous? Do you love a challenge? If so, we want to hear from you. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 176,000 USD - 276,000 USD for Level 4, and 208,000 USD - 333,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 30, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $151k-199k yearly est. Auto-Apply 60d+ ago
  • Si TD memory Quality and Reliability Engineer

    Intel 4.7company rating

    Folsom, CA jobs

    Job Details:Job Description: About Us: TD Quality and Reliability is at the forefront of driving innovative solutions and fostering a culture of excellence in quality and reliability for Intel. Our mission is to drive innovative quality, reliability technology solutions and culture for Intel. We are pioneers in developing industry-leading risk assessment methodologies and physics-based models to accurately predict component quality and reliability performance. Role Overview: The TD Memory Quality and Reliability team, a key component of the TD Quality and Reliability module team, focuses on ensuring the quality and reliability of memory arrays and IP. This includes leading-edge technology certification and characterization, process validation, design guidance, product EOL DPM projection, and reliability management. We are seeking a Senior TD Memory Quality and Reliability Engineer to lead technical efforts and provide expertise guidance across various areas of responsibility. Key Responsibilities: Lead technology Vccmin and/or fuse certification efforts to meet the needs of both internal and foundry customers. Investigate and understand reliability failure mechanisms and the underlying physics. Analyze test chip Vccmin and/or fuse data to identify trends and potential issues, providing feedback to the process on conversion decisions and driving processes to meet certification requirements. Characterize SRAM memory bit cell margin and noise; perform Sil2Sim for product design guidance. Characterize fuse programming and read margin. Develop and enhance statistical modeling methods for Vccmin reliability. Engage and lead effort in Cert method definition/update for Vccmin/fuse. Collaborate with cross-functional teams to ensure quality and reliability standards are met throughout the product lifecycle. Communicate project status, technical findings, and recommendations to stakeholders, including process/LYA, device, design, and customers. Drive continuous improvement initiatives to enhance quality and reliability processes and methodologies. Provide technical leadership and mentorship to junior engineers and team members. Behavior Traits: Proven ability to work with cross-functional teams and drive results. Professional communication skills. Excellent problem-solving skills and tolerance for ambiguity. Note: This role requires regular onsite presence to fulfill essential job responsibilities. Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidate Minimum Qualifications: Ph.D. in Electrical Engineering, Material Science, Physics, or a related field, with 3+ years of relevant experience in semiconductor device physics and data analysis. -OR- Masters in Electrical Engineering, Material Science, Physics, or a related field, with 6+ years of relevant experience in semiconductor device physics and data analysis. Relevant experience in semiconductor device physics must include any of the following: Proficient in using JMP. Demonstrated knowledge of memory array design and testing. Experience in quality and reliability methods and modeling. Preferred Qualifications: Proficiency in scripting languages such as Python or JSL. Experience in statistical modeling. Job Type:Experienced HireShift:Shift 1 (United States of America) Primary Location: US, California, FolsomAdditional Locations:US, California, Santa Clara, US, Oregon, HillsboroBusiness group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $180,770.00-298,440.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
    $97k-119k yearly est. Auto-Apply 23d ago
  • AI Factory Digital Twin Engineer

    Nvidia 4.9company rating

    Santa Clara, CA jobs

    NVIDIA's AI Factories are built to accelerate AI and HPC workloads. At their core the Digital Twin (physics-based model used to design, validate, and operate factories optimized for tokens per watt across GPUs, cooling, power, and control systems. We are seeking a Senior AI Factory Digital Twin Engineer with expertise in CFD, FNM, multi-physics simulation, and digital twin integration to lead the development and operation of NVIDIA's AI Factory digital twins, modeling MEP systems, integrating real-time data, and enabling predictive AI-based control of the infrastructure. You'll be shaping the digital and physical foundation of NVIDIA's AI Factories, engineering virtual replicas that not only design the future but also operate it in real time. Your models will guide NVIDIA in achieving the highest tokens per watt efficiency across global AI Factory deployments, uniting simulation, data, and AI to create the most advanced compute infrastructure on Earth. What You Will Be Doing: Design and develop digital twins for NVIDIA's AI Factories, integrating thermofluidic, electrical, and mechanical domains into unified simulation frameworks. Build and lead CFD, FNM, and CAD-based SimReady models using ANSYS-Fluent, STAR-CCM+, Flownex, SolidWorks, NX, or Revit, and prepare USD datasets for NVIDIA Omniverse. Automate simulation and optimization workflows with Python, C++, or MATLAB, applying AI-based parameter and sensitivity studies. Integrate operational data from SCADA, BMS, power, and thermal systems into digital twins to simulate, predict, and optimize factory performance; develop AI models to improve tokens/W and system efficiency. Validate simulations with site data and define operational envelopes for safe and efficient cooling and energy system operation. Collaborate across teams and partners to align modeling with design and operations, and chip in to industry standards (ASHRAE, ASME, OCP) for digital twin development. What we need to see: Master's or Ph.D. in Mechanical Engineering, Thermal/Computational Engineering, or a related field (or equivalent experience). 12+ years of experience in CFD, flow network modeling, and system-level simulation for large-scale industrial or data center environments. Deep proficiency with Ansys Fluent, Cadence, Siemens STAR-CCM+ / Simcenter, Flownex, or equivalent. Advanced skills in 3D CAD modeling (NX, CATIA, SolidWorks, Revit) and creating simulation-ready geometries and metadata. Strong programming skills in Python and C++, with experience automating simulation workflows, building APIs, and developing Omniverse extensions. Experience with USD-based asset structures, Omniverse platform integration, and creation of SimReady digital twin content. Solid foundation in thermofluid dynamics, multi-phase heat transfer, and system-level coupling of mechanical, electrical, and control systems. Demonstrated experience incorporating live operational data into predictive simulation environments to drive AI-based real-time control. Proven ability to analyze simulation outcomes to maximize tokens/W, PUE, and overall AI Factory efficiency. Ways to stand out from the crowd Background in AI/HPC data center cooling, including immersion and two-phase systems. Experience building predictive digital twin frameworks combining physical modeling with ML-based optimization. Familiarity with MEP system design and controls integration in data centers or other mission-critical facilities. Prior contributions to standards organizations such as ASHRAE, ASME, or OCP advancing digital twin interoperability. Experience applying AI/ML for simulation acceleration, surrogate modeling, or predictive maintenance. NVIDIA is widely recognized as one of the technology industry's most desirable employers, with some of the most forward-thinking and dedicated people in the world. We are proud to be an equal opportunity employer, committed to fostering a diverse and inclusive work environment. If you're creative, autonomous, and driven, we want to hear from you! Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD for Level 5, and 216,000 USD - 345,000 USD for Level 6. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 13, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $110k-144k yearly est. Auto-Apply 23d ago
  • Lead Speed and Reliability Engineer - DFP

    Nvidia 4.9company rating

    Santa Clara, CA jobs

    NVIDIA is the industry leader in high performance computing, gaming and AI. Our GPUs and SOCs give outstanding performance and efficiency, revolutionizing myriad fields like cell research, robotics, crypto mining and so many more. We revolutionized the AI world by inventing CUDA. And we are just getting started. Silicon Solutions Group (SSG) is a multifaceted, multi-functional team at NVIDIA. We sit at the crossroads of design, architecture, marketing and productization. We architect and deliver innovative solutions for various markets like Gaming, Datacenters, Servers, Automotive and Embedded. We are fast-paced, dynamic, share a sense of humor and collaborate extensively to push the boundaries of what is possible. Design for Productization, DFP for short, is a group within SSG with focus on SOL methodology, design, testplan and tools to efficiently enable, test and deploy new chip features. The group is muti-faceted, working across SSG and other partner teams, to enable efficient testing and deploy feature at SOL quality and efficiency. The DFP team is looking for a Speed and Reliability Lead. You will be leading and crafting testability features related to Speed, Timing and Reliability from ground up as you help turbocharge NVIDIA's chips into groundbreaking consumer, professional, server, mobile, and automotive solutions. What you will be doing: * Driving methodology and design for NVIDIA testing and deploying new HW features. Crafting related tools and methods to ensure SOL, efficient testing meeting quality benchmarks. Scope spans from datacenter to chip level. * Creating productization processes and methodologies to guide SSG teams on templates to characterize, test and release state-of-art products. Specify critical metrics to meet across process and improve these based on findings. * Prototype and fine-tune these on pre-production silicon (including test chips) fabricated using innovative processes for speed, performance, power, yield and quality. * Provide guidance to silicon facing teams on how to take the feature to productization, including hands-on bringup for feature validation. * Collate takeaways from silicon and correlate to design. Provide feedback to improve the feature in future, thus being responsible for the feature roadmap for all NVIDIA products. * Collaborating with the best minds in NVIDIA across various teams (System Architecture, PDE, Application Engineering, Product Manager, Sales, Operations) in a dynamic, creative work environment to bring industry-defining products to market. What we need to see: * MS in EE, CE, Systems Engineering (or equivalent experience) and 8+ years of experience in a related hardware engineering position. * Previous engineering experience in CPU/GPU/SOC NPI bringup, with focus on driving methodologies and testplans. Familiarity with silicon bringup and tuning a plus, related to timing, speed, reliability and power. * Familiarity with STA timing closure, circuit design, noise characterization, product binning methods and/or performance/power optimization techniques. Ways to stand out from the crowd: * Familiarity with statistical methods and tools for data analysis * Background with substrate and power supply noise analysis and mitigation * A "go-getter, can get it done" attitude and independent 'out-of-box' thinking. NVIDIA is widely considered to be one of the technology world's most desirable employers. If you're creative and ambitious, we want to hear from you! Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 15, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $135k-180k yearly est. Auto-Apply 20d ago
  • Senior Industrial Engineer

    Nvidia 4.9company rating

    Santa Clara, CA jobs

    We are now looking for a Senior Industrial Engineer in the NVIDIA Industrial Engineering team! The team is responsible for Capital expenses, cycle time and process improvement across all business units. Your major focus will team up with our Operations processing teams to enhance supply chain performance. We are looking to hire a creative, analytical, and hands-on senior level Industrial engineer to enable scalability and growth of Nvidia Operations. You will be a key multi-functional lead collaborating with our Manufacturing suppliers and teams across Nvidia Operations, Manufacturing, Supply Chain, Engineering, Finance and the Business/Marketing teams. What You'll Be Doing: * Work closely with engineering managers, hardware/test/manufacturing engineers, supply chain planners and our suppliers to develop optimized automation, cycle time and workflow. * Work independently with minimum supervision across a broad spectrum of engineering organizations to gather raw data and structure it into system process flows * Successfully operate throughout the management chain and across all vertical business units to prepare and supervise performance against operational objectives * Implement & drive key critical Cycle time improvements, automation efforts and process changes across multi-functional teams * Help drive benchmarking activities and marketing plan development to provide insightful analysis and to highlight business profitability and opportunities for earnings improvement * Prepare and analyze capacity and inventory dashboards reports for Operations management and functional engineering groups. * Develop algorithms and models for supply chain optimization and capacity planning. * Time-series forecasting and supply optimization What We Need To See: * Ability to communicate in a pan pacific environment with strong collaborative and interpersonal skills * Validated ability to effectively guide and influence within a dynamic matrixed environment * Validated leadership skills, discernment, and ability to lead and operate at both a process center level and overall total system level * BS or MS in Engineering, Industrial engineering (or equivalent experience) * 8+ years' validated ability in semiconductor and/or Board systems manufacturing, computer science, and other related engineering fields. * Hands-on experience in working with semiconductor, chip packaging, and chip testing and distribution * Experience working with manufacturing shop floor control and business system's a plus. Ways to stand out from the crowd: * Strong history of success in similar environments with experience in semiconductor or data center products environment * Use of discrete modeling and other process modeling tools * Experience with Splunk * Data Science/ML Experience With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking people in the world working for us and, due to unprecedented growth, our business development teams are rapidly growing. If you're creative and autonomous with a real passion for you work, we want to hear from you! Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 144,000 USD - 230,000 USD for Level 4, and 176,000 USD - 276,000 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until January 13, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
    $112k-151k yearly est. Auto-Apply 22d ago
  • CMP Process Engineer

    IBM 4.7company rating

    Yorktown Heights, NY jobs

    **Introduction** At IBM Research, we are the innovation engine of IBM. Exploring what's next in computing and shaping the technologies the world will rely on tomorrow. From advancing AI and hybrid cloud to pioneering practical quantum computing, we anticipate challenges and unlock new opportunities for clients, partners, and society. Working in Research means joining a team that accelerates discovery at the intersection of high-performance computing, AI, quantum, and cloud. You'll collaborate with leading scientists, engineers, and visionaries to push boundaries and turn ideas into reality. With a culture built on curiosity, creativity, and collaboration, IBM Research offers the opportunity to grow your career while contributing to breakthroughs that transform industries and change the world. **Your role and responsibilities** The Advanced Planarization Processes group is seeking a chemical mechanical planarization (CMP) process engineer to drive the research, development and optimization of planarization technologies supporting current and future nanoscale devices and integration schemes. The successful candidate will develop new CMP processes working in a dynamic R&D environment that uses an interdisciplinary approach-combining materials science, surface science, electrochemistry, and physical characterization-to create and optimize processes for CMOS and interconnect fabrication at upcoming technology nodes through both internal collaboration and external partnership projects. In addition, the process engineer will work closely with wafer lot owners and subject experts in lithography, plasma processing, electrodeposition, and other semiconductor processes to enable end‑to‑end module integration. They will lead fabrication of novel device structures-including those for Quantum, AI, and magnetic random‑access memory (MRAM). Strong communication skills, familiarity with semiconductor processes and tool operations, active engagement in a collaborative team environment, and the ability to provide technical leadership in processing are all critical for success in this role. **Required technical and professional expertise** * BS or MS in chemistry, physical chemistry, chemical engineering, surface science, or related field. * Prior wafer handling experience * Semiconductor processing experience. **Preferred technical and professional experience** * 3-5 years Prior wafer-level, semiconductor processing experience. IBM is committed to creating a diverse environment and is proud to be an equal-opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, gender, gender identity or expression, sexual orientation, national origin, caste, genetics, pregnancy, disability, neurodivergence, age, veteran status, or other characteristics. IBM is also committed to compliance with all fair employment practices regarding citizenship and immigration status.
    $75k-94k yearly est. 2d ago

Learn more about Philips jobs

View all jobs