Validation engineer job description

Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

An R&D Test Engineer, internally referred to as an IC Validation Engineer or Systems Engineer, is responsible for defining, developing and utilizing test tools to ensure that the products designed by the Broadcom DCSG (Data Center Solutions Group) meet all applicable industry standards and operate completely in their intended applications. IC Validation engineers work with the development engineering departments (hardware and software) in validating and debugging new products in a lab environment. This team is continually working with state of the art equipment on leading edge storage silicon spanning across the pre (emulation) and post silicon validation cycle.

Responsibilities can include:
Construct, review, and execute robust validation test plans on emulation platforms and prototype silicon Develop C/C++ based embedded firmware and or/host software tools and applications for low level system validation Develop test scripts to control protocol exercisers and automate various validation tools and equipment Work in parallel with the software development, FPGA Emulation, and IC Design teams as part of the pre/post silicon validation process Work with the board development team on validation and reference board designs and new product requirements Drive technical debug and resolution of issues encountered at the complete system level. Propose creative workarounds and implement solutions to complex problems.Work with external customers on initial silicon bring-up and system level integration/troubleshooting Effectively present technical information to teams of engineers. Educate Field Application Engineers (FAEs) on new product features and operation Work with the Technical Publications group on engineering notes, data sheets, and architectural manuals

Education/Experience:
Bachelor's degree in Electrical Engineering or related field and 0-2 years of experience.

Additional Job Description:
Compensation and Benefits

The base salary range for this position is $51,000 - $85,000 annually.

This position is also eligible for a discretionary annual bonus in accordance with the relevant plan documents and equity in accordance with equity award agreements.

Broadcom offers a competitive and comprehensive benefits package including but not limited to the following: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all national and state requirements for Paid Family Leave and other leaves of absence.

The foregoing information is provided in compliance with the Colorado Equal Pay for Equal Work Act and is the company's good faith and reasonable estimate of the compensation range and benefits offered for this position. The compensation offered to the successful applicant may vary based on factors including experience, skills, education, location, and other job-related reasons.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Minimum qualifications:

+ Bachelor's degree in a technical field or equivalent practical experience.

+ 5 years of experience developing random stress tests, silicon validation frameworks, or related infrastructure.

+ Experience with ARM architecture and verifying CPU subsystems.

+ Experience programming in C and Assembly.

Preferred qualifications:

+ Experience executing tests on emulation platforms and/or field-programmable gate array and JTAG debuggers.

+ Experience programming in C++ and scripting in Python, Perl, and/or Tcl.

+ Experience with system debug, embedded operating systems, and bare metal programming.

+ Familiarity with CPU uArch and coherent fabric.

+ Knowledge of OS fundamentals.

Google engineers develop the next-generation technologies that change how users connect, explore, and interact with information and one another. As a member of an extraordinarily creative, motivated and talented team, you develop new products that are used by millions of people. We need our engineers to be versatile and passionate to take on new problems as we continue to push technology forward. If you get excited about building new things and working across discipline lines, then our team might be your next career step.

You'll be a part of Google's Silicon team, working to enable Google's continuous innovations. You'll be responsible for bare-metal and OS-based validation, including both pre-silicon verification and post-silicon bring-up and validation, ensuring the delivery of high-quality silicon.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

+ Plan, develop, and execute tests to validate CPU subsystem and integration at the system level.

+ Validate design on pre-silicon and post-silicon platforms.

+ Interface with Software, Architecture, and Design teams to create test plans.

+ Support silicon debug and field failures.

The Post Silicon Validation team is responsible for Validation of Tesla's custom built System on Chips (SoCs) that goes into our cars and datacenters. These SoCs may include IPs blocks like CPU, GPU, Neural Net Accelerators, Serial and Parallel Interfaces like PCIe, CSI, DDR, SPI and many more low speed IOs. The team writes test plans, develops tests in JTAG, C/C++, Python, and executes them on emulation and post silicon platform to find any design bugs before release to production. The role is very dynamic and you will get to work on a broad range of things ranging from hardware (Emulation, Silicon, PCBA) debug, to firmware, test, and infrastructure development, and also providing valuable inputs for future silicon and platform designs.

We are looking for candidates who are extremely innovative, energetic and versatile, and can solve a variety of challenges in silicon and platform design. Since this is a dynamic role unlike anything in the industry, and we pushing the boundaries on features, power, performance, and user experience to create the most intelligent vehicles on the planet, we want the best people to join the team, and at a minimum you should have experience in one or more of these areas to be a strong contender to be considered for the role.
· Experience with design/debug of ARM or x86 System on Chip Architectures

· Deep understanding of Silicon Architecture, especially around Clocking/Power, different power modes like Core/Package/System power states, DVFS, as well as board level interactions with PMIC and VRM.

· Experience in Silicon and System level power characterization, ATE vs SLT power/performance correlation, and Pre vs Post-Silicon power/perf correlation

· Experience bringing up one or more High Speed IOs like DDR, PCIe, MIPI C-DPHY, MPHY etc.

· Experience with Emulation, JTAG, GDB or assembly code debug

Other Required qualifications

· Bachelors degree in EE, CSE or Equivalent major with 5+ years of relevant work experience

· Experience in Post Silicon Electrical and Functional Validation, and PCBA/Platform level debug

· Familiar with Electrical Testing and Protocol Analyzer equipments.

Preferred Qualifications:

· Experience in Firmware Programming in C/C++

· Advanced Python knowledge in Classes, Objects, Math, and Science libraries

· Experience in Graphics or Image processing applications like OpenCL, PyCV, OpenCV etc.

· Familiar with Test Automation Framework Development

· Familiar with Schematics and PCB design

· Familiar with Linux OS and Scripting.

· Familiar with one or more low speed IOs like I2C, SPI, UART, and CAN