Principal Design Engineer

Design Verification Engineer

Design Verification Engineers

Companies

California

Arteris IP

SALARIES

Arteris IP is helping power the next wave of autonomous driving, 5G and Artificial Intelligence (AI) systems fueling the growth the of the semiconductor industry. Our Network-on-Chip (NoC) interconnect semiconductor intellectual property (IP) is the on-chip communications backbone of most of the world's most important and sophisticated systems-on-chip (SoC). Optimizing on-chip dataflow and connectivity is the cornerstone of our vision for system-on-chip development and assembly. Since our inception in 2003, we have pioneered the development and commercialization of NoC interconnect technology, cementing our position as the world's first and largest commercial NoC interconnect IP company. Our unique technology meets the needs for cache coherent and non-coherent on-chip communications, on-chip data caching, and on-chip data protection to meet functional safety requirements. ARTERIS IP PRODUCTS AND SOLUTIONS Our on-chip NoC-based interconnect IP products make systems-on-chip easier to develop, perform better, and faster to get to market.
The Arteris IP product portfolio meets the needs of design teams creating nearly any type of digital logic SoC with any type of communications semantics. Our seminal FlexNoC Interconnect IP pioneered the market for NoC interconnects and is the industry leader. The highly configurable Ncore Cache Coherent Interconnect IP allows optimal integration of cache-coherent Arm -based processor IP with other cache-coherent and non-coherent IP. The growth of Artificial Intelligence (AI) and Machine Learning (ML) has inspired the creation of two innovative products. The Arteris IP AI Package is an option to Arteris FlexNoC that provides automated means to create complex topologies (meshes, rings, and tori) while adding multicast/broadcast communications, virtual channels, and source-synchronous communications to meet the unique needs of AI/ML chips. The CodaCache Last Level Cache provides a highly configurable cache that can be instantiated anywhere within an SoC interconnect, providing data locality wherever needed. To meet the needs of the new generation of multibillion-transistor chips for automated systems with functional safety requirements, Arteris IP also offers Resilience Packages that provide hardware-based data protection technologies as well as automated diagnostic coverage analysis to help meet requirements ISO 26262 and IEC 61508 functional standards. Resilience Packages are available for FlexNoC, Ncore and CodaCache IP products. Timing closure has become a key design schedule constraint as chips have grown in size and complexity and semiconductor manufacturing process critical dimension have shrunk. To address this, Arteris IP created the PIANO Timing Closure Package which provides physical and timing information about the interconnect to back-end synthesis place and route tools to help ensure faster timing closure.

Founder

10x Group

Ventech

Crescendo Ventures

TVM Capital

Arm Holdings

Synopsys

Qualcomm

DoCoMo Capital

President/Chief Executive Officer

Chairman, President and Chief Executive Officer

Senior software development engineer salary at Arteris IP

Design verification engineer salary at Arteris IP

Director of sales and operations salary at Arteris IP

Senior sales director salary at Arteris IP

Principal design engineer salary at Arteris IP

Chief architect salary at Arteris IP

Related salaries at Arteris IP

Senior/Staff Design Verification Engineer

Staff Design Verification Engineer

Working at Arteris IP

Overview

Arteris IP jobs

Jobs

Arteris IP salaries

Salary

Arteris IP revenue

Revenue

Arteris IP reviews

Reviews

Arteris IP history

History

Arteris IP CEO

CEO & Executives

right-to-work

relocation

Rank	City	Avg. salary	Hourly rate
1	Campbell, CA	$152,497	$73.32
2	Austin, TX	$115,800	$55.67

Rank	Job title	Average salary	Hourly rate	Job openings
1	Principal Design Engineer	$144,520	$69	-
2	Principal Hardware Engineer	$140,453	$68	-
3	Senior Verification Engineer	$140,119	$67	-
4	Staff Design Engineer	$136,972	$66	-
5	Senior Hardware Engineer	$121,183	$58	-
6	Senior Digital Design Engineer	$115,537	$56	-
7	Asic Design Engineer	$115,232	$55	-
8	Digital Design Engineer	$113,197	$54	-
9	Verification Engineer	$110,415	$53	-
10	Hardware Test Engineer	$109,072	$52	-

Job	Location	Date added	Salary
Senior/Staff Design Verification Engineer	Campbell, CA	04/22/2025	$150,000
Senior/Staff Design Verification Engineer	Austin, TX	04/22/2025	$150,000
Staff Design Verification Engineer	Austin, TX	03/19/2025	$180,000

Arteris IP design verification engineer salary

Average Arteris IP design verification engineer salary

$127,275yearly

How much does Arteris IP pay design verification engineers by location?

Design verification engineer Arteris IP salary by location

Highest-paid Arteris IP design verification engineers by job level

Recent salaries for design verification engineers at arteris ip

Arteris IP design verification engineer salary FAQ

How much does Arteris IP pay design verification engineers an hour?

What is the starting salary for a design verification engineer at Arteris IP?

How much does Arteris IP pay compared to undefined?

Search for design verification engineer jobs

Related salaries at Arteris IP